

TITLE OF THE INVENTION:

III-V Single Crystal as well as Method of Producing the Same, and  
Semiconductor Device utilizing the III-V Single Crystal

This application is a continuation application of US Serial No.

09/911,841, filed July 25, 2001, which is a continuation application of US  
Serial No. 08/943,593, filed October 3, 1996 (now US Patent 6,294,804),  
which is a divisional application of US Serial No. 08/457,584, filed June 1,  
5 1995 (now US Patent No. 5,770,873); which is a continuation of US Serial No.  
08/457,569, filed June 1, 1995 (now US Patent 5,733,805); which is a  
divisional application of US Serial No. 08/108,499, filed August 18, 1993 (now  
abandoned), which is a continuation of Serial No. 780,396, filed October 23,  
1991 (now abandoned), which application is a continuation application of  
10 Serial No. 651,040, filed February 4, 1991 (now abandoned), which  
application is a continuation application of Serial No. 325,124, filed March 17,  
1989 (now abandoned), which application is a continuation application of  
Serial No. 783,365, filed October 3, 1985 (now abandoned).

15 BACKGROUND OF THE INVENTION:

The present invention relates to the single crystal of III-V as well as to  
a method of producing the same, and a semiconductor device utilizing the  
GaAs single crystal. In particular, the present invention is well suited to make  
uniform the characteristics of semiconductor elements which are fabricated in  
20 a wafer of GaAs semiconductor.

Among factors which scatter the characteristics of semiconductor

elements fabricated in a wafer, those attributed to a crystal structure such as resistivity and FET (Field Effect Transistor) characteristics have heretofore been considered to be the distribution of etch pit densities and the ununiform distribution of an impurity substance within the wafer, but they have not been clarified yet. Reports on these factors having hitherto been made include the following:

(1): Yoshizumi TSUNODA, Masayoshi MATSUI and Takeshi YOKOYAMA

Bulletin of 30th Spring Symposium of Applied Physics Society (1983),  
4p-D-10, p. 437

(2): Yasunobu ISHII, Shintaro MIYAZAWA, Akira ISHIDA and Hajime YAMASAKI

Bulletin of 31st Spring Meeting of Applied Physics Society (1984), Ip-D-5, p. 633

(3): Yoshiro HIRAYAMA, Shintaro MIYAZAWA and Hajime YAMASAKI

Collection of Drafts of Lectures in 31st-Spring Symposium of Applied Physics Society (1984), Ip-D-6, p. 633

## SUMMARY OF THE INVENTION:

An object of the present invention is to provide the structure of a crystal in the shape of a wafer for making uniform the electrical characteristics of semiconductor elements to be fabricated in the wafer of a GaAs semiconductor single crystal, from a novel viewpoint, as well as a method of producing the same, and a semiconductor device utilizing the crystal.

The inventors have found out that, among factors which dominate the distribution of the characteristics of semiconductor elements fabricated in a GaAs single crystal wafer, an important one attributed to crystal structure is the distribution of the lattice constants of the GaAs single crystal in the wafer.

5 For example, in case of fabricating field effect transistors (FETs), an intense correlation has been found out between the distribution of lattice distortions in the wafer and the distribution of the threshold voltages of the FETs, as will be described in detail later.

The present invention is based on such new knowledge, and achieves  
10 the uniformity of the characteristics of semiconductor elements by controlling the distribution of the lattice constants of a GaAs single crystal. At present, the inventors do not know any measure in which the distribution of lattice constants in a wafer is taken into consideration.

It is important for obtaining a semiconductor device satisfactorily  
15 functioning in practical use that the range of distribution in the wafer of a GaAs single crystal is set in a predetermined range.

More specifically, the range of the distribution D of lattice constants at a normal temperature i.e., room temperature in a wafer as measured with a region 1 - 100 mm<sup>2</sup> in area taken as one unit is set as follows:

20 
$$D/d_0 \leq 4 \times 10^{-5} \quad \dots (1)$$

(where  $d_0$  denotes the lattice constant of a GaAs single crystal of its stoichiometric composition at the normal temperature ( $23 \pm 1$  °C),

$D = \Delta d_{\max} - \Delta d_{\min}$  holds with  $\Delta d_{\max}$  being the maximum value of  $\Delta d$  in the wafer and  $\Delta d_{\min}$  being the minimum value of  $\Delta d$  in the wafer, and  $\Delta d = (d - d_0)$  holds in which  $d$  denotes the lattice constant of the GaAs wafer at the  
25

normal temperature).

In this regard, when the range of the distribution in the wafer is suppressed to be too small, the production of the GaAs single crystal becomes difficult, and the reproducibility of the production might be spoiled.

5 It is accordingly reasonable that the range of the distribution in the wafer is at least  $4 \times 10^{-6}$ .

By the way, in case of fabricating field effect transistors or the like using a GaAs single crystal wafer, it has been considered desirable to set the density of Si atoms of the GaAs single crystal to a value less than  $1 \times 10^{15}$   
10  $\text{cm}^{-3}$ . The inventors' study, however, has revealed that with GaAs single-crystals having hitherto been produced, the densities of Si atoms of which are not higher than  $1 \times 10^{16} \text{ cm}^{-3}$ , none of the distributions of lattice constants in the wafers of the GaAs crystals satisfies the aforementioned equation (1) in terms of  $D/d_0$  as shown by a lattice distortion distribution curve 1 in Fig. 1.

15 That is, in the case of fabricating the FETs or the likes satisfactorily functioning in practical use by employing the GaAs single crystal, there has not been any GaAs single crystal which realizes the range of the distribution of lattice constants in the wafer thereof as meets the aforementioned equation (1). The present invention achieves uniformity in the characteristics  
20 of semiconductor devices, e.g., the threshold voltages thereof using a GaAs single crystal the density of contained Si atoms of which is at most  $1 \times 10^{16} \text{ cm}^{-3}$ , this value permitting the semiconductor devices such as field effect transistors to function satisfactorily in practical use, and with which the distribution of lattice constants in the wafer of the single crystal satisfies the  
25 aforementioned equation (1).

In accordance with the present invention as described above, the range of distribution of the characteristics of semiconductor elements in a wafer can be sharply reduced, which can bring forth the effect of enhancing the production yields of ICs or LSIs in which the semiconductor elements are integrated at high densities. Besides, the invention is effective for the high speed operations of ICs and LSIs for the same reason.

#### BRIEF DESCRIPTION OF THE DRAWINGS:

Fig. 1 is a diagram showing the lattice distortion distribution of a prior art GaAs single crystal in a 2-inch wafer.

Fig. 2 is a diagram showing the threshold voltage distribution of FET elements fabricated in the 2-inch wafer, and the distribution of lattice distortions in the wafer.

Fig. 3 is a sectional structural view of a MESFET element fabricated in a wafer in order to examine the electrical properties of the wafer.

Fig. 4 is a sectional view showing a crystal growth method based on pulling illustrative of an embodiment of the present invention.

Fig. 5 is a diagram showing a lattice distortion distribution in a 2-inch wafer produced by the method of the present invention, and the threshold voltage distribution of MESFET elements fabricated therein.

#### DETAILED DESCRIPTION OF THE INVENTION:

By taking field effect transistors as an example, the relationship between the range of the distribution D of lattice constants in a wafer and the characteristics of the devices will be described.

Fig. 2 shows the correlation between the distribution in a wafer, of the threshold voltages of depletion-mode MESFETs (metal semiconductor field effect transistors) fabricated in a prior-art GaAs single crystal in the shape of the wafer and the distribution in the wafer, of the lattice constants of the identical crystal at when the normal temperature. (Here, when  $d_0$  denotes the lattice constant of the GaAs single crystal of its stoichiometric composition at the normal temperature and  $d$  denotes the lattice constant of the measured GaAs wafer at the normal temperature,  $D = \Delta d_{\max} - \Delta d_{\min}$  holds in which  $\Delta d = (d - d_0)$ ). Fig. 3 shows the sectional structure of the MESFET which was used for the measurement of the threshold voltage distribution in Fig. 2. The method of manufacturing the FETs, itself was a hitherto known method.  $\text{Si}^+$  ions were implanted into a semi-insulating GaAs substrate crystal 5 at a dose of  $2.5 \times 10^{12} \text{ cm}^{-2}$  by an acceleration voltage of 75 kV. While  $\text{SiO}_2$  200 nm thick which was formed by the CVD (chemical vapor deposition) process was used as a protective film, the substrate Crystal was annealed at 800 °C for 20 minutes (in an  $\text{H}_2$  atmosphere) to form an active layer 6. Numeral 7 designates a layer implanted with the  $\text{Si}^+$  ions at the high density in order to form ohmic contacts. Numerals 8 and 10 indicate source and drain electrodes respectively, which were made of Au/Ni/AuGe. Numeral 9 indicates a gate electrode, which was made of Au/Pt/Ti and which formed a Schottky barrier junction between it and the active layer. The gate length  $\ell_g$  of the gate electrode was  $\ell_g = 2 \mu\text{m}$ , and the gate width thereof in a direction perpendicular to the sheet of the drawing was 200  $\mu\text{m}$ . Shown at numeral 11 is a passivation film as which  $\text{SiO}_2$  was deposited by the CVD process.

As apparent from Fig. 2, the distribution of the lattice distortions  $\Delta d/d_0$

in the wafer (curve 4) and the distribution of the threshold voltages of the MESFETs (curve 3) have an intense correlation. The horizontal axis in the figure represents the distance of a measured point from the center of the wafer, while the axis represents the lattice distortion at the normal temperature and the threshold voltage of the MESFET. For observing the correlation, it is preferable to measure the lattice distortions with a region 1 - 100 mm<sup>2</sup> in area taken as one unit. It has been exhibited by the measured correlation that reduction in the distribution of the lattice distortions  $\Delta d/d_0$  in the wafer makes it possible to remarkably reduce the deviation of the semiconductor elements in the wafer. This fact is not limited to the aforementioned MESFETS, but it similarly holds for other FETS. In order to operate at high speed a GaAs LSI which has a density of integration of 1 kB, it is required in case of employing the MESFETs that the distribution of the threshold voltages in the wafer be 50 mV or less. However, when the distribution is too small, the manufacture of the FETs becomes difficult, and the reproducibility of the manufacture is spoilt. It is accordingly suitable to set the distribution at 5 - 50 mV in consideration of practical use.

On the basis of the relationship between  $\Delta d/d_0$  and  $V_{th}$  in Fig. 2, the relationship between the distribution of the threshold voltages and the distribution of the lattice distortions will be evaluated. Standard deviations are employed as magnitudes for indexing this relationship. Between the standard deviation  $\zeta V_{th}$  [mV] of the threshold voltages and the standard deviation  $\zeta_D$  of the lattice distortions, the following relation holds:

$$\zeta_D = 0.265 \times 10^{-6} \zeta V_{th} \quad \dots (2)$$

With this relational expression,  $\zeta_D$  must satisfy the following in order for the

threshold voltages to fall within the distribution of 5 - 50 mV:

$$1.33 \times 10^{-6} \leq \zeta_D \leq 1.33 \times 10^{-5} \quad \dots (3)$$

In addition, as apparent from Fig. 5 showing the case of the GaAs single crystal of the present invention to be described later, the distribution of  $\Delta d/d_0$  is sufficiently smooth in a wafer, so that the maximum value and minimum value of  $\Delta d/d_0$  fall within a range of  $3 \times \zeta_D$  from the average value thereof. Accordingly, when the following is met as the range of the values of  $D/d_0$ :

$$4 \times 10^{-6} \leq D/d_0 \leq 4 \times 10^{-5}$$

the distribution of the threshold voltages of the MESFETs can be brought into the predetermined range of 5 - 50 mV.

The above threshold voltage  $V_{th}$  has been defined by a gate voltage with which when a voltage of 2 V is applied across the source and drain electrodes, a drain current becomes 5  $\mu$ A for a gate width of 10  $\mu$ m.

To the end of bringing the lattice distortions in the wafer  $\Delta d/d_0$  into the range limited by Eq. (1) or Eq. (3), a GaAs single crystal of high purity (having an impurity concentration less than  $1 \times 10^{16} \text{ cm}^{-3}$ ) was produced by the pulling method. The GaAs single crystal of the present invention, however, is not restricted to the pulling method. The method of crystal growth will be described with reference to Fig. 4. The pulling method itself may be a well-known technique, which is reported in, for example, 'Semi-insulating III - V Compound Crystal Technology' by Takatoshi NAKANISHI, Proceedings of the Institute of Electrical Communication, 66 (1983), p. 503. By controlling the conditions of the crystal growth, lattice constants are controlled. The measurement of the lattice constants suffices with, for example, well-known X-ray diffraction based on a well-known double crystal method using double



X-ray beams. Fig. 4 is a schematic sectional view which shows the concept of the so-called LEC (Liquid Encapsulated Czochralski) method. A PBN (pyrolytic boron nitride) crucible 16 is charged with Ga and As of raw materials, which are brought into a liquid solution or melted state (15) at a temperature of approximately 1250 °C, whereupon a pulling rod 17 to which a seed crystal 12 is secured is pulled up while being rotated as indicated by an arrow in the figure. Numeral 13 designates the GaAs single crystal pulled up. In the Represent example, the pulling rate was set at 8 mm/h, and the revolution number at 10.5 rpm. Shown at numeral 14 is a sealant B<sub>2</sub>O<sub>3</sub> for preventing the vaporization of As. It prevents the gasification of As from the melt, and also adheres to the surface of the pulled GaAs single crystal to prevent As from coming out of the crystal. During the crystal growth, the crucible 16 was also rotated at a revolution number of 12 rpm in the direction opposite to the rotating direction of the pulling shaft 17 to the end of making the distribution of temperatures in the melt uniform. Numeral 18 indicates a carbon heater, and the rate of crystal growth can be controlled by regulating the output of the heater. Heretofore, to the end of controlling the diameter of a pulled crystal, the heater output has been regulated under such a condition that the time variation of the temperature of the melt near the center of rotation of the crucible becomes 2 - 5 °C/min. Such a temperature variation with time, however, changes the crystal growth rate conspicuously and results in greatly affecting the distribution of the lattice distortions  $\Delta d/d_0$  in the wafer. In the present example, therefore, the crystal growth was performed under a condition under which the temperature variation of the melt became 1.5 °C/min. or less. As a result, the magnitudes of the lattice distortions of the

produced crystal in the wafer were sharply reduced, and the crystal meeting the conditions of Eqs. (1) and (3) was prepared. According to the above method, the mixing of Si was not noted.

Fig. 5 shows the lattice distortion distribution  $\Delta d/d_0$  of the GaAs wafer of high purity (residual impurity concentration: less than  $1 \times 10^{15} \text{ cm}^{-3}$ ) and high resistance (resistivity: at least  $10^8 \Omega \text{ cm}$ ) prepared by the above method, and the distribution in the wafer, of the threshold voltages of MESFET elements fabricated therein by the foregoing method.

The horizontal axis in the figure represents the distance of a measured point from the center of the wafer, while the vertical axis represents the lattice distortion  $\Delta d/d_0$  at the room temperature (curve 20) and the threshold voltage  $V_{th} [\text{V}]$  of the MESFET element (curve 19).

As seen from this figure, by setting the range of distribution  $D/d_0$  of the lattice constants as follows:

$$4 \times 10^{-6} \leq D/d_0 \leq 4 \times 10^{-5}$$

the distribution  $\zeta V_{th}$  of the threshold voltages was reduced to  $\zeta V_{th} = 20 \text{ mV}$  with respect to the average value  $V_{th} = 1.65 \text{ V}$ .

The active layer of the FET element used for the estimation had a carrier concentration of approximately  $2 \times 10^{17} \text{ cm}^{-3}$ . Although the effect of reducing the lattice distortions is more remarkable at a lower carrier concentration, it is sufficient even for a wafer of low resistivity which has a carrier concentration of approximately  $10^{17} \text{ cm}^{-3}$ . The invention is not restricted to the FET elements, but is also effective when the resistances, threshold currents etc. of photodiodes and photosensitive elements to be fabricated in conductive crystals are made uniform in wafers.